Frequency to Analog Converter by Hagihara, F. S.
FROXr G P / O f f i c e  of AssiFtapt General Counsel for 
Patent Matters 
%SUBJECT$ Announcement of NASA-Owned W. So Patents i n  STAR 
I n  accordance w i t h  the procedures agreed upon by Code GI? 
and Code  WSI8 the attached NASA-owned U. S. Patent is being 
forwarded fo r  abstracting and announcement i n  NAsA STARo 
W. S. Patent No. .' , 8 3,'535,658 
' North American Aviation, Inc, 
Government or Rocketdyne Division 
Corporate Employee I 
Supplementary Corporate 
Source (if applicable) t 
NASA Patent  C a s e  No, 'XNP-07040 
NOTE - If  t h i s  patent covers an invention made by a corporate 
employee of a NASA Contractos, the following is applicable% 
Pursuant t o  Section 305(a) of the National Aeronautics and 
Space Act ,  the name of the Administrator of NASA appears on 
the first page of the patent; however, the name of the 
inventor (author) appears a t  the heading of Column No. 
Y e s  No 
ication, following tihe words . Wjlth respec0 4io 
I 
https://ntrs.nasa.gov/search.jsp?R=19710003025 2020-03-17T02:32:22+00:00Z
2 Sheets-Sheet I 
'i 
I 
I 
I 
I 
I 
I 
I 
I 
L 
- r  
-y 
I 
I 
I 
I 
I 
I 
L 
cc 
Fc 
I INVENTOR. 
2 Sheets-Sheet 2 
I I I 
I I I \ I 
A 
Y 
INVENTOR. 
BY 
ateente 
5 
10 
tively simple frequency to analog converter in which an 
accurate analog output is provided with a response time 
,of one cycle of the input frequency down to frequencies 
below 10 C.P.S. 
These and other objects of the invention are achieved 
by providing a frequency to analog converter in which the 
input signals in the form of a train of alternating current 
(AC) signals of varying frequency are received and con- 
verted into first and second trains of pulses, varying in 
frequency as the input signals. The second train of pulses 
is delayed with respect to the first by a preselected time 
A frequency to analog converter in which the input 
signals at a varying frequency are converted into two The frequency converter also includes a first capacitor, 
trains of pulses, each pulse in the first train having a de- chargeable from a constant current network. A second ca- 
layed corresponding pulse in the second train. A unipolar 15 pacitor smaller than the first is connected to the first ca- 
field effect transistor (FET) is used to interconnect first pacitor through a fist gating circuit, which is opened dur- 
and second capacitors. The first capacitor, which is the ing each Pulse of the first train, so that the potential of 
larger of the two, is charged at a uniform rate by a con- the second capacitor equals that of the first. When the first 
stant current source. The leading edge of each pulse in gating circuit is closed, it presents a very high impedance, 
the first train switches the FET to an “on” state to provide 20 isolating the capacitors from one another. The first capaci- 
a low resistance path between the capacitors, so that the tor is connected to a discharging gate, which is opened by 
second capacitor assumes the potential of the first capaci- each Pulse in the second train. Thus, for each cycle of the 
tor. The trailing edge of the pulse in the first train switches input Signal, the first capacitor is charged up to a potential 
the FET to the “o r ’  state, to isolate the capacitors from which is linearly related to the cycle period. Then just be- 
one another, prior to the arrival of the leading edge of 25 fore being discharged at the end of the cycle period, it 
the corresponding pulse in the second train which acti- transfers the Potential to the second capacitor for use as 
vates a discharging gate to discharge the first capacitor. the analog output signal. 
Thus, during each cycle of an input signal, the charge or The novel features that are considered characteristic 
potential of the second capacitor is directly related to the Of this invention are set forth with particularity in the 
duration of a preceding cycle of the input signal. 30 appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION O F  THE DRAWINGS ORIGM OF THE INVENTION 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; U.S.C. 2457). 
BACKGROUND O F  THE INVENTION 
The invention described herein was made in the per- 35 FIG. 1 is a combination block and schematic diagram 
FIG. 2 is a multiline waveform diagram useful in ex- 
FIG. 3 is a schematic diagram of a frequency to pulse 
of an embodiment of the invention; 
plaining the invention; and 
*O converter, shown in FIG. 1 in block form. 
Field of the invention DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
This invention relates generally to a frequency to ana- 
log converter and, more particularly, to an improved con- 45 Referring to FIG. l, therein the converter of the 
verter capable of providing fast conversion reponse at invention is shown including input terminals 11 and 12 
low frequencies. to which AC input signals are assumed to be supplied. 
By way of example, line a of FIG. 2 represents a train Description of the prior art of input signals of varying frequency. The input signals 
The basic function of a freqUencY to analog converter 50 may also vary in amplitude although such variations do 
is to provide an analog output, generally a DC voltage, not affect the converter of this invention. Terminal 12 may 
which varies as a function of the freWenCY of input Sig- be connected to a reference potential such as ground to 
nals. Several types of frequency to analog converters are which other circuits and components are also connected 
known in the art, some being commercially available. so that all potential differences may be measured with 
Though some perform satisfactorily in certain instrumen- 55 respect to it. 
tation applications, their accuracy and response time to  The input terminals PI and 12 are connected to a 
one cycle of input frequency are limited, especially at frequency to pulse converter 15 which provides at term- 
low frequencies. Such low frequencies are generally pres- inals 16 and 17, first and second trains of pulses respec- 
ent in flow meter instrumentation at low flow rates. Thus, tively. The waveshape of the first train is diagrammed in 
a need exists for a frequency to analog converter with fast 60 line b of FIG. 2, while line c represents the waveshape 
response time and a high degree of accuracy at low Ere- of the second train at terminal 17. Briefly, in forming the 
quencies. first train of pulses, converter 15 generates a pulse 21 
for each transition of the input signal from a reference 
level such as ground. Each pulse 21 is of equal duration 
65 tp, for example five microseconds. The periods between 
adjacent pulses 21 vary as a function of the frequency 
changes of the input signals. Alternately stated, the fre- 
quency of the first train of pulses 21 is the same as that 
of the input signals. 
The second train of pulses 22 is identical to the first 
train except of selected delay between the two trains. 
Thus, each pulse 21 has a corresponding pulse 22 which 
70 
OBJECTS AND SUMMARY OF THE 
INVENTION 
It is therefore a primary object of this invention to 
provide a new frequency to analog converter which is 
not limited by disadvantages, characteristic of prior art 
converters. 
Another object is to provide a new frequency to analog 
converter with fast response time down to low frequencies. 
A further object of this invention is to provide a rela- 
follows it in time by the s ected delay. It is significant capacitor 30 at point 29 diagrammed in line e of 
that the delay be greater than the pulse duration fp so that FIG. 2. 
the trailing edge of a pulse 21 precedes the leading edge The operation of the converter may be summarized with 
of its corresponding pulse 22. In an exemplary embodi- an exemplary cycle of operation, best explained by again 
m a t ,  the delay was chosen to be ten microseconds and referring to FIG. 2. Let it be assumed that the beginning 
the pulse duration not less than five microseconds but less and end of an input signal 45 (line a) of a period PI occur 
than ten microseconds. In FIG. 2, the durations or widths at times t1 and tz, at which time two pulses 21 are pro- 
of the pulses have been exaggerated in order to diagram duced as part of the first train of pulses (line b ) .  Also, 
the leading and trailing edges thereof. a delayed pulse 22 corresponding to each pulse 21 is pro- 
Each pulse 21 is applied to a gating circuit 25 through vided as part of the second train of pulses (line c). The 
a blocking capacitor 26. The gating circuit consists of a first pulse 21 at t 1  activates FET 2% to transfer the 
unipolar field effect transitor (FET) 25a, whose base is charge or potential of capacitor 31 as represented by the 
connected through a resistor 2% to ground. The pulses sloping line 46 (line d )  with a peak potential VB to 
29 are applied to the base of the transistor 2% whose capacitor 30. This transfer is represented by line 4’1 in 
other two terminals are connected at a junction point 29 15 line e of FIG. 2. Then the trailing edge of the first pulse 
to a small capacitor 30 and to a much larger capacitor 31 21 deactivates FET 25a, isolating capacitor 30 from 31, 
at a junction point 32. The opposite ends of the two SO that when the corresponding pulse 22 causes the dis- 
capacitors are connected to ground. charge of capacitor 31 as indicated by line 48, the charge 
Junction point 32 is connec stant current of capacitor 30 remains unaltered. The pulse 21 at t2 
network 35, designed to charge at a constant 20 again activates FET 25a to transfer the peak potential 
rate. The network 35 is shown a field effect V2 of capacitor 31 to capacitor 30. 
transistor (FET) 35a, a variable resistor 3% and a diode From the foregoing, it should be noted that during 
D1. The latter two elements are connected to a line 36, each input signal, the peak potential reached by capacitor 
assumed to be connected to a positive source of poten- 31, Le. the peak sawtooth voltage, depends on the signal’s 
tial. Variable resistor 35b is used to control the amount 25 period. However, the potential of capacitor 30 during 
of charging current, while diode D1 serves to bias tran- such period actually represents the period of a preceding 
sistor 3%. input signal. Thus, between f1 and tz, the potential of 
Junction point 32 also serves to connect a discharging capacitor 30, i.e. V1 represents the period of the input 
gating circuit 40 to capacitor 31. The discharging gating signal prior to tl, while the potential representing the 
circuit is shown consisting of a transistor 4Qa whose 30 Period PI of input signal 45 is stored by capacitor 30 
collector is connected to point 32, and an emitter con- during the period of a succeeding input signal between 
nected to ground. The base of 4Qa is connected to ter- times tz and fa. Consequently, a response time of one 
minal 17 through a blocking capacitor 41 and to ground cycle of input signal is achieved, with the output potential 
through a resistor 40b. at point 29 varying in response to the period or frequency 
Briefly, gating circuit 40 is driven to conduction during 38 of each input signal. 
each pulse 22 to provide a low resistance discharge path By minimizing the duration of the pulses, the time 
for capacitor 31. Between pulses 22, capacitor 31 is delay therebetween and in particular, the time difference 
charged by network 35 at a constant rate, resulting in between the trailing edge of each pulse 21 and the leading 
a linear sawtooth voltage waveform at junction point 32. edge of its corresponding pulse 22, the ripple factor may 
Such a waveform is diagrammed in line d of FIG. 2. It 40 be held to not more than 1% of the readout potential. 
should be noted that the peak voltage that each saw- Furthermore, because Of the particular potential transfer 
tooth attains is directly proportional to the period of the feature of the converter and the high impedance isolation 
input signal. provided by FET 25a when its is in the “off” state, the 
40, pulses converter of the present invention is satisfactorily operable 
21 are used to activate gating circuit 25, whose unipolar 45 down to very low frequencies, for 10 
FET is switched to conduction or turned “on” dur- C.P.S. It is apparent that the upper frequency limit is 
kg the duration of each pulse 21. ~~~i~~ the  on^^ dependent on the desired readout accuracy and the width 
the resistance of Pulses 28 and 22, which in turn controls the minimum 
about 600 ohms. The capacitance of capacitor 30 is much time 
less than that of capacitor 31, so that when FET 2 5 ~  is 50 In most instrumentation applications, it is desired to 
turned “on,” the potential at point 29 will equal that of provide the output from a low output impedance. This 
capacitor 31 at point 32, independent of polarity. Also, may be accomplished in the present invention by con- 
by selecting capacitor 30 to be much smaller than 31, the necting junction point 29 to an output terminal 51 through 
loading effect on capacitor 31 is reduced and the potential a low output impedance network 52. It is shown con- 
equalization time is lowered to a minimum, for example 55 sisting of a FET 53 having a high input impedance in 
one microsecond. In the absence of a pulse 21, the FET the order of 10,000 megohms, whose source electrode is 
2 5 ~  is in a nonconductive or “off” state, providing a very connected to ground through a resistor 54 and to the 
high resistance, for example 150 megohms, between the base of a transistor 55. Transistor 55 is connected to 
two capacitors 30 and 38 and therefore effectively iso- ground through a resistor 56 in a common emitter con- 
lating them from one another. Consequently, when a 60 fiWration, providing an output impedance of approximate- 
pulse 22 causes the discharge of c 
affect the potential of capacitor In one embodiment of the invention actually reduced 
its corresponding pulse 22, turns FET ~5~ “on” so that and values as listed for examplary purposes in the follow- 
Like pulses 22 used to activate gating 
FET 25a is quite low, for 
es not 1~ 200 ohms. 
In operation, the leading edge ceding to practice, with the various components of the types 
potential of capacitor 31. The 65 ing list, the output voltage varied from 20 Volts at 1 
turns the FET ~t-5~ 
capacitor 30 assume 
trailing edge of pul iso- C.P.S. to approximately 5 millivolts at 5000 C.P.S. 
LIST OF COMPONENTS lating the capacitor one another. Then, pulse 22 causes capacitor 31 to discharge. However, due to the high 
impedance of FET 25a in the “of€” state, the potential of 
capacitor 30 is not affected until a succeeding pulse 21. It 70 
should be noted that since FET 29a is turned “on” at 
approximately the time when the voltage of capacitor 38 
reaches a peak, i.e. just before the discharging pulse 22, 
capacitor 30 is practically charged to the peak potential 
for each input signal. The changes in the potential of 75 
Transistors: 
2% _ _ _ _ _ _ _  ----- _ _ - _ _ _ _ _ _ _  Unipolar FET 2087 
35, _ - _ _ _ _ _ _ _ - _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  PET 2N2843 
a _ _ _ _ - - _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  NPN 2N16.50 
53 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  FXT 3087 
55 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  NPN 2N656A 
Diode D . . . . . . . . . . . . . . . . . . . . .  1N645 
3,635,658 
LIST OF COMPONENTS-Continued 
Capacitors: 
26 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  0.1 microfarad 
30 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  50 picofarads 
31 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  0.1 microfarad 
41 0.1 microfarad 
29b _____________________________. 100Kohms 
35b _ _ _ _ _ _ _ _ _ _ _ _ _ - _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  10K ohms 
40b 2.2K ohms 
_-____________________________. 30Kohms 
56 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  2.OK ohms 
The list of components is presented as exemplary of 
the invention rather than as a limitation thereon, since 
it should be appreciated that different components may 
be used in practicing the teachings of the invention. Simi- 
larly, it should be appreciated that various known circuit 
arrangements may be employed in constructing the fre- 
quency to pulse converter 15 which provides the trains 
of pulses 21 and 22. However, for explanatory purposes, 
one exemplary arrangement is diagrammed in FIG. 3, to 
which reference is made herein. 
Therein, the converter 15 is shown consisting of a zero 
crossing detector 61 connected to receive the input sig- 
nals at terminals 11 and 12. The detector 61 which may 
be thought of as a squaring circuit, is connected to a one 
shot 62 through a diode 43. Thus, for each positive transi- 
tion of the input from zero, a pulse such as 21 is pro- 
vided by the one shot, which is directly connected to 
terminal 16 and through a delay unit 44 to terminal 17. 
There has accordingly been shown and described here- 
in a novel frequency to analog converter. It should be 
appreciated that those familiar with the art may make 
modifications in the arrangements as shown without de- 
parting from the spirit of the invention. Therefore, all 
such modifications and/or equivalents are deemed to fall 
within the scope of the invention as claimed in the ap- 
pended claims. 
What is claimed is : 
k A frequency to analog converter for converting re- 
ceived input signals of varying frequencies to analog out- 
put signals comprising: 
input means to which said input signals are applied for 
providing a first train of pulses and a delayed second 
train of pulses, the spacings between adjacent pulses 
in each train corresponding to the changes in the 
periods of adjacent input signals, the leading edge of 
each pulse in said second train of pulses trailing the 
trailing edge of a corresponding pulse in said first 
train of pulses by a time duration which is greater 
than zero; 
Resistors: 
first chargezsble means; 
second chargeable means; 
f ist  gating means, having on and off states, connected 
to and between said first and second chargeable 
means; 
a charging network for charging said first chargeable 
means at a uniform constant rate; 
means for applying each pulse in said first train to said 
first gating means to switch it to said on state for the 
duration of the pulse, whereby said second chargeable 
means is chargeable to the potential of said first 
chargeable means only when said first gating means is 
in the on state; and 
discharge means connected to said first chargeable 
means and responsive to each pulse in said second 
train for discharging the first chargeable means to a 
reference potential during the duration of the pulse 
in said second train. 
2. The frequency to analog converter as recited in claim 
1 wherein said first gating means comprises a unipolar 
field effect transistor which in its on state provides a rela- 
tively low resistance thereacross, whereby said second 
chargeable means is chargeable to the potential of said 
first chargeable means during the duration of each pulse 
in said first train, said first gating means in said off 
state providing high resistance between said first and sec- 
ond chargeable means to substantially isolate one from 
the other. 
3. The frequency to analog converter as recited in claim 
lo 2 wherein said first and second chargeable means are 
first and second capacitors, the capacitance of the first 
capacitor being substantially larger than that of the sec- 
ond capacitor, whereby when said first gating means is in 
15 the on state, the second capacitor is charged to the po- 
tential of the first capacitor without affecting the poten- 
tial of said first capacitor. 
4. The frequency to analog converter as recited in 
claim 3 wherein the leading edge of each pulse in said 
20 second train lags the trailing edge of a corresponding pulse 
in the first train by a duration of about several micro- 
seconds. 
9. A frequency to analog converter comprising: 
frequency to pulse converting means to which input 
signals of varying frequencies are applied for pro- 
viding first and second trains of pulses of equal 
durations, the spacings between adjacent pulses in 
each train corresponding to the changes in the periods 
of adjacent input signals, said second train being de- 
layed with respect to said first train so that the trail- 
ing edge of each pulse in said first train precedes by a 
fixed preselected interval the lead@ edge of a cor- 
responding pulse in the second train; 
first and second capacitors; 
charging means connected to said first capacitor to 
charge it at a uniform constant rate; 
first gating means comprising a unipolar field effect 
transistor connected between said first and second 
capacitors and responsive to each pulse in said first 
train for providing a low impedance in the range of 
1000 ohms thereacross during the duration of each 
pulse and a high impedance of at least 100 ohms in 
the absence of a pulse in the first train; and 
second gating means connected to said first capacitor 
and responsive to each pulse in said second train of 
pulses for discharging said second capacitor during 
the duration of each pulse in said train, the capaci- 
tance of said first capacitor being much larger than 
that of the second capacitor, and the duration of each 
pulse in said first train being selected so that the 
potential of said first capacitor is transferred to said 
second capacitor during the duration of said pulse in 
said fist  train without affecting the potential of said 
first capacitor. 
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